Skip all navigation and jump to content

Jump to site navigation

NASA Logo

+ Visit NASA.gov

Assurance Process for Complex Electronics

HOME

Complex Electronics Background

Complex Electronics Assurance Process

TECHNIQUES

CHECKLISTS

Site Map

Techniques

Requirements Evaluation

Risk Analysis

Requirements Review

Interface Analysis

Traceability Analysis

Decision Tables and Trees

Fault Tree Analysis

Failure Modes and Effects Analysis

Design Evaluation

Design Review

Change Impact Analysis

Functional and Physical Configuration Audits

 

Fault Tree Analysis

"Fault Tree Analysis (FTA) is one of the most important logic and probabilistic techniques used in Probability Risk Assessment (PRA) and system reliability assessment today. PRA and its underlying techniques, including FTA, has become a useful and respected methodology for safety assessment. Because of its logical, systematic and comprehensive approach, PRA and FTA have been repeatedly proven capable of uncovering design and operational weaknesses that escaped even some of the best deterministic safety and engineering experts. Complex Electronics (CE) can use these same techniques to determine failure scenarios.  Critical outputs is a good place to start. Remember, since CE is a hardware/software mix, to include the software as you build the Fault Tree. The figure below shows ways to include all components of a CE device in your fault tree.

The following links provide more information and examples of a Fault Tree.

Examples:

http://pbma.nasa.gov/framework_content_cid_356

http://atc.nasa.gov/hostedEvents/rmc5/presentations/vesely1.ppt

http://www.hq.nasa.gov/office/codeq/doctree/fthb.pdf

http://www.nrc.gov/reading-rm/doc-collections/nuregs/staff/sr0492/

http://www.sverdrup.com/safety/fta.pdf

http://www.nepss.org/presentations/dfr10.pdf

http://www.weibull.com/basics/fault-tree/

 

 

 

 

FirstGov logo

+ NASA Privacy, Security, Notices

NASA

Curator: Richard Plastow
NASA Official: Cynthia Calhoun
Last Updated: 12/04/2006